


100V N-Ch Power MOSFET

Feature

- Optimized for high speed switching, Logic level
- Enhanced EMI/EMC capability (dv/dt capability) 190 capability

V_{DS}		100	V
$R_{DS(on),typ}$	$V_{GS}=10V$	6.4	m Ω
$R_{DS(on),typ}$	$V_{GS}=4.5V$	7.8	m Ω
I_D (Silicon Limited)		105	A
I_D (Package Limited)		70	A



Part Number	Package	Marking
HGD077N10SL	TO-252	GD077N10SL
HGI077N10SL	TO-251	GI077N10SL

Absolute Maximum Ratings at T_j X Q O H V V R W K H U Z L V H V S H F L I L H G

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current (Silicon Limited)	I_D	T_C	105	A
		T_C	74	
		T_C	70	
Continuous Drain Current (Package Limited)		T_C	70	
Drain to Source Voltage	V_{DS}	-	100	V
Gate to Source Voltage	V_{GS}	-	± 20	V
Pulsed Drain Current	I_{DM}	-	350	A
Avalanche Energy, Single Pulse	E_{AS}	$L=0.3mH, T_C$	240	mJ
Power Dissipation	P_D	T_C	150	W
Operating and Storage Temperature	T_J, T_{stg}	-	-55 to 175	

Absolute Maximum Ratings

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Case	$R_{\theta JC}$	1	:
Thermal Resistance Junction-Ambient	$R_{\theta JA}$	46	:

Electrical Characteristics at T_j
Static Characteristics

X Q O H V V R W K H U Z L V H V S H F L I L H G

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Gate Threshold Voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=250\text{ mA}$	100	-	-	V
	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=250\text{ mA}$	1.4	1.9	2.4	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS}=0V, V_{DS}=100V, T_j$	-	-	-	mA
		$V_{GS}=0V, V_{DS}=100V, T_j$	-	-	100	
		$V_{GS}=0V, V_{DS}=100V, T_j$	-	-	±100	
Drain to Source on Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=20A$	-	6.4	-	mΩ
		$V_{GS}=4.5V, I_D=20A$	-	7.8	10.0	
		$V_{DS}=5V, I_D=20A$	-	-	-	
				3350	-	
			-			
			-	15		

$V_{DD}=50V, I_D=20A, V_{GS}=10V,$
 $R_G=10\text{ }\Omega,$

Fig 1. Typical Output Characteristics



Figure 2. On-Resistance vs. Gate-Source Voltage





Figure 3. On-Resistance vs. Drain Current and Gate Voltage



)LJXUH 1RUPDOLJHG 2Q 5HVLVWDQFH YV -XQFWLF

)LJXUH 7\SLFDO 7UDQVIHU & KDUDFWHU Figure 4. Typical Source-Drain Diode Forward Voltage




Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage






Figure 8. Typical Capacitance vs. Drain-to-Source Voltage



)LJXUH 0D[LPXP 6DIH 2SHUDWLQJ \$UHD Figure 10. Maximun Drain Current vs. Case Temperature



)LJXUH 1RUPDOLJHG 0D[LPXP 7UDQVLHQW 7KHUPDO ,PSHGDQFH -XQFWLR


Inductive switching Test

--	--

Gate Charge Test

--	--

Uclamped Inductive Switching (UIS) Test



--	--

Diode Recovery Test

--	--

Package Outline

TO-252 2 leads

TO-251, 3 leads